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Abstract—In this paper, we present a compact model for sil-
icon-on-insulator (SOI) laterally double diffused (LD) MOSFETs.
The model is complete insofar as it uses no subcircuits, and is
intended to predict device operation in all regions of bias. The
device current is described by two main equations handling the
MOS channel and the drift region, both of which are smooth and
continuous in all operating regimes. Attention is also given to the
modeling of inversion at the back oxide to ensure correct behavior
is predicted for a source follower in power control applications
(“high side operation”). A surface-potential-based formulation
is used for the inversion/accumulation channel giving smooth
transitions between different regions of operation, and care has
been taken to ensure all expressions are smooth and inﬁnitely
differentiable to achieve the best possible convergence perfor-
mance. Self (and coupled) heating effects exert a major inﬂuence
over the behavior of power SOI devices, and these issues are
incorporated in the model core in a consistent fashion.The model
has been installed in a commercial SPICE-type circuit simulator
and evaluated against individual devices and complete circuits
fabricated in an industrial smart power SOI process. Accuracy
is signiﬁcantly improved with respect to the existing LDMOS
models, and convergence behavior in switching and linear circuit
simulations is comparable with industry standard models of this
complexity.
Index Terms—Analogue circuits, compact models, laterally
double diffused (LD) MOSFET, MOS devices, silicon-on-insulator
technology, simulation.
I. INTRODUCTION
A
S THE scaling down of smart power ICs is gaining in
importance, silicon-on-insulator (SOI) technology is be-
coming more attractive. Compared with a bulk technology, SOI
offers a far better isolation scheme [1] leading to improved cir-
cuit density, and exhibits a signiﬁcantly lower on-resistance for
source-high conditions [2].
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The LDMOS transistor is one of the key devices in high
voltage (HV) ICs, and a good model is indispensable in order
to perform accurate circuit design. Some subcircuit models for
bulk and SOI LDMOS devices are available, but, when certain
speciﬁc aspects of device behavior become critical, they are
not always sufﬁcient. Moreover, they also suffer from a higher
degree of complexity, compared with a compact model and,
hence, an increase in computation time and a more complex
parameter extraction procedure. The need for an accurate,
robust compact model is therefore apparent.
In the general class of SOI LDMOS devices with a constant
doping proﬁle in the drift region, two different structures can
be distinguished, each designed for a different range of drain
voltages. The ﬁrst type does not contain a ﬁeld oxide, and the
thin gate oxide extends over the drift region all the way to the
drain. This device is illustrated in Fig. 1(a) and will be referred
to as the low voltage (LV) SOI LDMOS. In the second type, a
thicker oxide (ﬁeld oxide) is grown on the drift region to bend
back the equipotential lines and reduce the fringing ﬁelds at
the edge of the polysilicon gate. This construction is shown in
Fig. 1(b) and will be referred to as the medium voltage (MV)
LDMOS. Note that the model can also be used for the offset
drain structure, being the MV structure with the thickness of
the ﬁeld oxide being zero. HV LDMOS transistors often have a
graded doping proﬁle in the drift region to fullﬁll the conditions
of the RESURF principle [3], [4], or use superjunction tech-
niques[5].Atpresent,theseHVdevicesareverytechnologyde-
pendent, and it would be difﬁcult to develop one general model
for this type of device; this task is left for a succeeding research
project.
Compact models for SOI LDMOS transistors have received
much attention in the literature [6]–[10]. The main difference
between SOI and bulk structures is to be found in the drift re-
gion; for SOI, the lightly doped drift region rests on a thick
oxide, while, in a bulk device, it sits on top of a -type sub-
strate. The modeling of the MOS channel part with the doping
gradient in the inversion channel is similar for both technolo-
gies. The vertical and lateral bulk DMOS models from the Uni-
versity of Florida [6]–[9] take this lateral doping gradient in
the channel into account, albeit only partly. In the Motorola
LDMOS model [10] this gradient can be accounted for by par-
titioning the channel into regions of constant doping, and thus
creating more internal nodes; this is accurate, but increases the
computation time considerably.
Our model aims to describe in particular LV and MV SOI
LDMOS transistors, which have a constant doping concentra-
tion in the drift region. Particular emphasis has been placed on
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Fig. 1. Deﬁnition of the dc currents: (a) LV LDMOS and (b) MV LDMOS
working under high side conditions.
the behavior and circuit-level modeling issues related to high-
side drive applications, and on the self- and mutual heating. For
the -typeLDMOS,high-sideoperationincreasestheon-resis-
tance and demands speciﬁc modeling effort. To describe accu-
rately the behavior of the MV SOI LDMOS, we use two cur-
rent equations, both of which are smooth and continuous in all
regions of operation. These two current expressions have been
matched consistently with the help of limiting procedures and
anaccuratepredictionoftheinternalnodevoltage.MOOSEcan
be made to converge more quickly than a compound subcircuit
model, since the internal node voltage is set automatically to
some reasonable initial estimate, calculated within the model.
Althoughitisnotintendedtobethemainfocusofthispaper,a
comparison between the two types of models was made by con-
structing subcircuit models and comparing their performance
with the MOOSE compact model when running single device
andtestcircuitsimulations[11].Thatsubcircuitmodelsaresub-
ject to a higher risk of convergence failure was indeed con-
ﬁrmed. Furthermore, the subcircuit models were found to be
somewhat limited in the types of physical effects that could be
modeled.Forinstance,accuratemodelingofself-heatingeffects
was not possible, unless a separate thermal node was added to
each device model. Charge modeling was also problematic. Ad-
ditionally, more parameters were required, and these tended to
be less physical than in a compact model, and more difﬁcult
to extract. Despite these drawbacks, the subcircuit models still
managed to provide good agreement with DC measurements,
and reasonable matching for transient and AC results. The issue
of poor convergence speed could not however be resolved using
these models; we now turn our attention to the development of
our compact model.
In Section II, we develop the ﬁrst current expression ,
which describes the LV LDMOS part, including the drift region
under the thin gate oxide. The formulation for the current under
the thin gate oxide is surface potential based, and models both
the drift and diffusion currents in all operating regions. Care
has been taken to use only continuous and inﬁnitely differen-
tiable expressions. Furthermore, the model ensures a smooth
transition between subthreshold and strong inversion and be-
tween triode and saturation. Both the lateral doping gradient in
the channel and the overlap of the thin gate oxide over the drift
region are accounted for in a compact and physical manner.
InSectionIII,weexplainthesecondexpression ,which
models the drift region under the ﬁeld oxide and includes high-
side behavior. By using both the potential in the drift region and
thesurfacepotentialatthesurfaceoftheburiedoxide,weensure
a purely physical prediction of the unique high-side behavior
observed in the SOI LDMOS. Fig. 1 illustrates where and
are applicable in the LV and MV SOI LDMOS structures.
The MOOSE model combines an electrical model with a
thermal network to model self- and coupled heating effects in
a consistent manner. In Section IV, the implementation of the
internal thermal netlist is discussed.
The model has been implemented in the SPICE circuit sim-
ulator and careful formulation and coding has led to a very ro-
bust SOI LDMOS model, which converges easily without the
frequent need for node setting commands. The model has been
thoroughly evaluated, both qualitatively, using a set of simula-
tions based on the SEMATECH tests [12], and quantitatively,
verifyingsingledevicecharacteristicsagainstmeasurementsfor
different geometries. Some key results are presented in Sec-
tion V.
II. CURRENT UNDER THIN-GATE OXIDE
To derive ,w ed e ﬁne ﬁrst the surface potentials with re-
specttothe -body(B),inallregionsofoperation.Thedifferent
symbols used in this section are deﬁned in Fig. 2. We consider
three regimes, these being strong inversion, subthreshold, and
saturation. Using a logarithmic smoothing function to join the
various components, we arrive at the following expression [13]:
(1)
(2)
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Fig. 2. Symbols used for the calculation of I .
where is a smoothing parameter equal to the thermal voltage,
. The expression for is developed in Sec-
tion II-D. It is shown that in the subthreshold
region and in the saturation regime. For more
details about the physical background, refer to [14].
A. Inversion-Channel Current
Using standard assumptions for MOSFETs [14], the inver-
sion-channel current can be expressed using the classic charge-
sheet model [15]. Using the electron continuity equation [16]
and neglecting recombination and generation currents yields
(4)
where is the channel charge density, the surface po-
tential at position the surface mobility, and the ef-
fective length of the channel, deﬁned by the length of the un-
derdiffusion of the -well minus the underdiffusion of the
source well . is denoted by at
and by at .
The mobility is initially assumed to be constant along the
channel. Using the depletion approximation, which assumes
that thedepletion regionunder the gate is free of mobile carriers
[17], the inversion channel charge can be obtained as
(5)
with the thin-gate oxide capaci-
tance per unit area, and the body factor is given by
.
In order to get an analytic closed-form expression for the
saturation voltage when including high ﬁeld effects (see Sec-
tion II-D), the body charge is linearized using a Taylor expan-
sion for the square root term [18]
(6)
(7)
with .
The LDMOS has a nonuniformly doped channel region,
starting at the end of the source diffusion and ending where
the -implant equals the -type background doping. Thus,
the doping concentration along the channel has a maximum
near the source and decreases sharply toward
the drain . The lateral doping gradient in
the channel is brought in by means of , which is a
function of and thus of the position along the channel.
In order to perform the integration of (4), is needed in
terms of only, or in other words, we have to transform
to . This can only be done under certain assumptions,
which are set out below.
The doping proﬁle is assumed to be exponential
[9], [8] and hence
(8)
with . To transform into
is assumed to be a linear function of , i.e.,
(9)
This yields
(10)
In a standard MOSFET with a constant doping in the channel,
the linearity of with is accurate for low drain biases, but
deteriorates toward higher drain biases. However, a decreasing
dopingconcentrationinthechannelcausesareducedﬁeldeffect,
giving a reasonable linearity for higher drain biases. This has
been conﬁrmed using ATLAS simulations [11]. Furthermore,
theMOSpartoftheLDMOSneverreachesverydeepsaturation
because the main part of the applied voltage drops over the drift
region.
Using (10) and (7), the inversion channel density can be ex-
pressed as a function of only. Substituting this expression
into (4) results in a closed-form continuous equation, which can
be used for the inversion-channel current in all regions of oper-
ation
(11)
with
(12)
(13)
(14)
(15)
(16)
where accounts for the inﬂuence of the fast surface states at
the silicon-oxide interface [16]. Note that can be recognized
as the inversion layer gain factor.1402 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 23, NO. 10, OCTOBER 2004
Fig. 3. ATLAS simulation of the depletion layers and the surface potential
under the front gate (V =4V).
B. Accumulation/Drift Current Under Thin Gate Oxide
In linear region operation, an accumulation layer exists in the
driftregionunderthethinoxide,andthishasasigniﬁcantimpact
on device behavior. In bulk and SOI compact models published
so far [7], [9], [19] this effect is neglected, or else an additional
current source is added [10], slowing down convergence. In this
work, we handle the issue analytically without introducing an
extra node.
Since the length of this part of the drift region is typ-
ically comparable with the channel length, we assume that the
channel current saturates before the accumulation layer starts to
disappear at the drain, and ATLAS [20] simulations conﬁrm the
validity of this approach (Fig. 3). Further, when looking at the
measured output characteristics of an LV LDMOS (see Fig. 8),
it can be observed that the current saturates before reaches
.
Neglectingthediffusioncurrentandassumingthatthesurface
is completely accumulated, the current in the drift region under
the front gate can be expressed by [21]
(17)
where is the low ﬁeld mobility in the drift region, is
the surface mobility in the accumulation region, and is the
free bulk charge density in the region, and the surface
accumulation charge density:
(18)
(19)
where is the doping concentration in the drift region and
is a ﬁtting parameter taking into account the fact that the cur-
rentﬂowispartiallyvertical.Thisisduetothecurrentﬂowlines
being longer than , especially when is of the same
order as the silicon ﬁlm thickness . When is consider-
ably larger than this factor should approach one.
To ensure zero model current when , we use
instead of . The difference between
and is usually negligible ( V), be-
cause, considered on a logarithmic scale, the doping concentra-
tions of the -body and the drift region are comparable.
After integration of (17) we obtain
(20)
with
(21)
(22)
(23)
(24)
This expression completely describes the drift current under the
thin gate oxide with a second order equation in the surface po-
tentials and . Note that can be recognized as the
ON-resistanceofthedriftregionunderthethingateoxideunder
zero bias conditions, and is the accumulation layer gain
factor.
C. Solving for Surface Potential at the End
of the Inversion Channel
Having obtained expression for the inversion-layer channel
current and the drift current under the thin-gate oxide
, an analytical expression for the surface potential at
the - junction can be derived. To ﬁnd when the
channel is in strong inversion , (11) is
equated to (20), and yields as a function of the
known surface potentials and
(25)
with
(26)
(27)
(28)
(29)
(30)
D. Inclusion of High Field Effects
1) Vertical Field Mobility Reduction: Using the linearized
expression for the body and the channel charge densities [(7)
and (5)], the transverse electric ﬁeld becomes [22]
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where is an empirical parameter, taking on the value for
electrons and for holes, and a mean value for the body
factor has been deﬁned as .
Averaging over the length of the device and using this av-
erage in the expression for the effective mobility for an -type
device (assuming classical diffuse scattering at the Si-SiO sur-
face) yields
(32)
with the vertical ﬁeld mobility coefﬁcient. Note that it is im-
portant to include the linearized root terms in HV devices be-
cause the doping concentration of the -body is often higher
than for standard CMOS, leading to a higher body factor and
hence an increased importance of these terms.
2) Carrier-Velocity Saturation: When the longitudinal ﬁeld
increases, the carrier velocity increases proportionally to the
ﬁeld strength, until eventually reaching the saturation velocity
. The critical ﬁeld for which this happens is given by
. This effect is modeled as [14]
(33)
3) Combined Mobility Model: The two high-ﬁeld effects
give rise to (34), which is shown at the bottom of the page for
the high-ﬁeld effective mobility.
In [6], it is claimed that velocity saturation in LDMOS tran-
sistors occurs at the source side because the doping concentra-
tion is highest there, but this is not proven. The position of the
lateral ﬁeld maximum also depends on the applied biases and,
on whether velocity saturation occurs before channel pinch-off,
i.e., for very short channel length devices, the onset position
will probably move along the channel. For long channel de-
vices, pinch-off generally happens before velocity saturation,
and velocity saturation takes place at the internal drain junc-
tion, where the lateral ﬁeld is highest. Considering the above
arguments, characterizing saturation by electron velocity satu-
ration at a ﬁxed position [6] is questionable. To ﬁnd the satura-
tion-surfacepotentialat ,wesearchforthevalueof
for which the channel current reaches a maximum and avoid the
problem of the peak position of the lateral ﬁeld
(35)
If we consider only the drift part of the channel current, which
means neglecting in (14), we ﬁnd
(36)
with
(37)
(38)
(39)
Let us now have a closer look at the expression for
(40)
(41)
(42)
In the strong inversion case, the term can
be neglected, compared with . On the other hand, in
the subthreshold case, is zero, and neglecting the abovemen-
tioned term means . So, under subthreshold conditions,
weﬁnd ,whichiswhatwewant.Rewriting
(36) without that term gives the ﬁnal expression for the satura-
tion surface potential at
(43)
E. Calculation of the Saturation Voltage
In the previous section, the saturation surface potential at
was calculated. To calculate the drain sat-
uration voltage, , we look for for which
. This results in
(44)
with
(45)
and and as deﬁned by (30) and (29).
To attain a smooth transition from triode into saturation re-
giona smoothingfunctionis invoked tolimit to [23]:
(46)
with an empirical parameter, which can take integer values
only. For a short channel MOSFET, gives a good ﬁt. For
longer channel lengths, larger values of must be used.
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F. Total Current Expression
All the different aspects of the current under the thin-gate
oxide studied in the previous sections can now be joined to give
the ﬁnal formulation as seen in (47), located at the bottom of
the page with and given by (1) and (2). The expression
for is identical to (25), with the difference that is
replaced by to include the saturation effects.
G. Auxiliary Model
The model also includes short and narrow channel effects,
the channel-length modulation (CLM) effect, the DIBL effect,
the parasitic bipolar effect, and impact ionization; these are all
implemented in the same way as for standard SOI MOSFETs
[14]. A couple of points need to be made however.
First, the CLM and DIBL effects in LDMOS transistors are
much smaller than in a standard MOSFET because a large part
of the drain voltage drops over the drift region. However, for
low gate biases, it is important to take the CLM into account
because it determines the value of the output conductance in the
saturation regime.
Second, in LDMOS technology, it is common to place the
body contact parallel with the source contact. This can lead to a
relatively high body resistance, which is formed by the pinched
region underneath the source junction. This body resistance, to-
gether with the impact ionization back gate current, can switch
on the lateral parasitic bipolar transistor (BJT), and this can de-
terminethesafeoperatingareaoftheLVandMVLDMOS[24].
Thesafe-operatingareaisreducedfurtherbyself-heating;when
the device heats up, the effective body source voltage necessary
to trigger the parasitic BJT becomes smaller. Furthermore, be-
cause theBJThasa positivetemperaturedependentfactor inthe
expression for the collector current, this effect can lead to early
failure of the device.
III. DRIFT CURRENT UNDER THE FIELD OXIDE
The current ﬂow in the drift region is illustrated in Fig. 4.
When the back gate voltage is negative, the surface at the buried
oxide can be partially (as illustrated in Fig. 4) or fully inverted,
depending on the channel potential .
A. Intrinsic Drift Current
Neglecting the diffusion contribution, the current can be
written as in a depletion-type MOSFET with the back gate
acting as the gate terminal [21]
(48)
where is the depletion layer thickness extending from the
buriedoxideintothesilicon,and thesiliconthicknessunder
theﬁeldoxide.RefertoFig.4forthechannelpotentials and
Fig. 4. Current ﬂow in the drift region under high side conditions.
. In this section, all potentials are deﬁned with respect to the
neutral bulk potential minus .
Weconsidertwodeﬁnitionsforthedepletion-layerthickness,
before and after inversion. Before inversion this is given by [21]
(49)
with , and theburiedoxidecapacitance
per unit area. In standard depletion-type MOSFET devices, the
possibility of surface inversion is usually excluded for practical
devices. However, when an LDMOS is working under high side
conditions, the formation of an inversion layer is crucial to limit
the further increase in ON-resistance. If the surface at the buried
oxide is inverted, the depletion layer thickness can be ex-
pressed as
(50)
using the depletion-layer approximation from [17], and where
the inversion surface potential is approximated as .
To obtain closed-form analytical expressions for the saturation
potentials in the next section, the square root of the surface po-
tential is linearly approximated with a Taylor approximation
around
(51)
with . In Fig. 5, the linearized and
ideal depletion layer thicknesses and are compared
for typical parameters. Very good agreement is obtained for
low values of and . For higher values, the deviation in-
creases, but remains below 5%.
Usingthelinearizedformulationsfor theintegralin(48)
can be rewritten as
(52)
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Fig. 5. Comparison of the linearized (dotted line) and ideal (full line)
formulation of the depletion layer thickness: d( ) versus   for V = ￿50
V and ￿100 V.
where is the potential at the end of the inversion layer as de-
notedinFig.4.Thispotentialcanbecalculatedfrom
(53)
with being the back gate-body
factor in the drift region. The potentials at the internal drain
node and at the drain can be expressed in terms of the nodal
voltages using and . Substituting (49),
(51), and (53) into (52) results in
(54)
with
(55)
(56)
(57)
(58)
and .The“min”and“max”
functionsdescribeasmoothandcontinuousminimumandmax-
imum respectively. Note that can be recognized as the
ON-resistance of the drift region under zero bias conditions.
is the pinch-off voltage when the back surface is not in-
verted and .
B. Saturation by Pinch-Off
The maximum value for the depletion layer thickness is .
Assume here that ; otherwise and need
only be swapped in the current equation. The pinch-off voltage
can be found by equating to if (no
inversion at the buried oxide), and to in the inverse
case. It can be shown [11] that is given by the maximum
of
(59)
(60)
Toincludesaturationbypinch-offinthedriftcurrentexpression,
and have to be limited smoothly [11] to .
C. Velocity Saturation
For high drain biases the high ﬁeld velocity saturation effects
must be taken into account. Therefore, the low-ﬁeld mobility
is replaced with [25]
(61)
with , where is the drift satura-
tion velocity.
To calculate the saturation potential, we solve
(62)
It can be proven [11] that the solution which is valid for all bias
situations is shown in (63) at the bottom of the page with
(64)
where
(65)
(66)
with being a ﬁtting parameter. Here, is limited to
.
IV. MODELLING HEATING EFFECTS
Self-heating effects are a well-known complicating factor for
high-powerdissipationlevelsinDMOS[26]–[28]andotherHV
devices[29].InaSOItechnology,thethermalresistanceismuch
higher than in its bulk counterpart, especially for HV devices
where the buried oxide layer can be reasonably thick.
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The ﬁnite thermal capacitance prevents the device tempera-
ture from following the device power instantaneously, and so it
is important to consider self-heating as a dynamic effect both
in large and small signal terms [30]–[32]. The increase of the
output conductance with frequencydue to thethermal time con-
stant (typically in the range of 100 kHz–1 MHz) is of extreme
importance for analogue designers, since the output conduc-
tance determines the gain of any ampliﬁer.
In ultrathin RESURF SOI LDMOS structures, the distribu-
tion of the heat generation in the drift region will be highly
nonuniform, but will be reasonably constant in thicker SOI
LDMOS devices [33], [34]. In compact models two-dimen-
sional (2-D) heat-ﬂow analysis [35] is too complicated, and it
is usually preferred [14], [36] to assume thermal equilibrium
and use an average temperature rise .
A separate circuit is used to model the thermal behavior of a
device [37], [38], consisting of a thermal resistance and a
thermalcapacitance .Onlyone timeconstanthasbeenem-
bedded in the model, but if more are needed [39], a higher order
network can be added externally. The thermal node can also be
connected to a thermal interconnection network for the simula-
tion of static and dynamic thermal coupling between devices.
In the case of a ﬁrst order thermal circuit, the simulated tem-
perature rise is obtained from
(67)
The dissipated power in the SOI LDMOS is given by
(68)
from which the simulated temperature rise can be deter-
mined via (67). To ﬁnd the small-signal equivalent, the
thermal dissipation must be differentiated with respect to
, and , just as with all the
other electrical current expressions in the compact model. The
temperature rise is treated as another voltage for which SPICE
has to solve, and the local device temperature rise is available
to circuit designers as a terminal voltage. Thermal dependence
of model parameters is also included [14].
V. VALIDATION
Test chips were fabricated using a commercial HV SOI
process containing single LV and MV LDMOS structures with
different geometries. In this section, the measured data from
the single devices are presented compared with MOOSE simu-
lations. LV LDMOS devices with two different overlap lengths
( m and m, with m)
and MV LDMOS devices with three different drift lengths
( m, m, and m, with
m) were selected for study and represent a com-
prehensive range of geometries. Other relevant process details
are: front gate oxide thickness nm, back gate oxide
thickness m, silicon ﬁlm thickness m,
silicon thickness under ﬁeld oxide m, and maximum
doping concentration /cm .
Fig. 6. Measured (markers) and simulated (full line) drain current in the linear
region for different geometries and V =0 :1 V.
Fig. 7. Measured (markers) and simulated (full line) drain current in the linear
region V =0 ;￿1;￿2 V, and V =0 :1 V.
Theparameterextractionprocedureusedisverysimilartothe
oneusedincompoundmodels[40],althoughlessparametersare
required, which eases the optimization procedure.
A. Linear Characteristics
The linear characteristic for different geometries is shown in
Fig.6.Ascanbeseen,theMOOSEmodelmatchesthemeasured
data very well in almost all regions.
Curves 1 and 2 show the drain-current decrease with in-
creasing , and curves 3–5 show the current decrease
with increasing . The match is very good for gate voltages
more than 2 V above the threshold voltage but just above
the threshold, the model slightly overestimates the measured
current.
Fig. 7 shows the linear characteristic for different body volt-
ages.Similaragreementisobserved.Thereasonforoverestima-
tion in the simulated current has its origin in the approximation
for the body factor employed in (10). Just above the threshold,
the body factor is not exactly a linear function of the surface po-
tential;thelowerthresholdatthedrainendofthechannelcauses
theinversionatthesourceendtobeconsiderablylessthanatthe
drain end, and hence the main part of the drain voltage will drop
overthesourceendoftheinversionlayer,becomingalmostcon-
stant toward the point where . Because of the assump-
tion that is a linear function of , the inversion charge in the
intergral of (4) will be overestimated just above the threshold
for values between and , explaining the slightly overes-
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Fig.8. LVLDMOSwithL =3 :2￿m;measured(markers)andsimulated
(full line) current vs. V for V =3 :5 V, 4:5 V, 5 V, 5:5 V, 8 V, 11 V, and
14 V.
Fig. 9. MV LDMOS with L =1 :7 ￿m and L =5 :8 ￿m; measured
(markers) and simulated (full line) current versus V for V =3 :5 V, 4:5
V, 5 V, 5:5 V, 8 V, 11 V, and 14 V.
Fig. 10. LV LDMOS with L =3 :2 ￿m; measured (markers) and
simulated (full line) current versus V for V =7 :1 V and V =1 4 :1 V.
B. Output Characteristics
OutputcharacteristicsfortheLVandMVLDMOSareshown
in Figs. 8 and 9, respectively. In almost all cases, the model
yields a good match with the measured data. The onset of sat-
uration is well predicted, proving that pinch-off and saturation
effectsinthedriftregionarewellmodeled.FortheLVLDMOS,
the drain-saturation current keeps increasing with the gate bias,
while for the MV LDMOS the drift region limits the current
much more noticeably. The model predicts well the decrease in
current due to self-heating, which can lead to a negative output
resistance in some bias situations.
This is also shown in Figs. 10 and 11. Self-heating is very
noticeable in these curves because, above a certain gate voltage,
the curves cross each other, leading to a higher current for the
lower drain bias.
Fig. 11. MV LDMOS with L =1 :7 ￿m and L =5 :8 ￿m; measured
(markers) and simulated (full line) current versus V for V =7 :1 V and
V =1 4 :1 V.
Fig. 12. Measured (markers) and simulated (full line) current for V =1 0
V and V =0V, ￿50 V, ￿100 V, and ￿150 V.
C. High-Side Behavior
Fig.12showsthedeviceoperatedunderhigh-sideconditions.
We observe a current decrease with increasingly negative back
gate bias (i.e., substrate bias), but when inversion is established,
the back gate voltage no longer inﬂuences the drain current.
Good agreement is found between the simulated and measured
data for curves 1–3. However, measured curve 4 has a positive
slope, while the simulated curve 4 has saturated and has a nega-
tive slope; this latter effect is due to self-heating and is masked
prior to current saturation. One would expect the current for
measured curve 4 to also have saturated due to pinch-off of the
drift region, so that the current decreases with increasing .
In reality, 2-D effects in the drift region may change the ﬁeld
distribution when is increased, or else enhanced CLM may
occur with increasing back gate bias, thus delaying saturation
and keeping the slope of the curve positive.
Fig. 13 shows the inﬂuence of a negative back gate on the
linearcharacteristic.AsexplainedinSectionV-A,thesimulated
current just above the threshold slightly overestimates the real
current, but the decrease in current due to a negative back gate
bias shows good agreement with the measurements. In Fig. 14
we have plotted the current vs. the back gate bias for a ﬁxed
front gate bias and two different drain biases. As explained in
the previous paragraph, the simulated saturation current is too
lowforverynegativebackgatebiases.Theplotillustratesnicely
thedecrease incurrentwithincreasingly negativebackgate bias
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Fig. 13. MV LDMOS with L =1 :7 ￿m and L =5 :8 ￿m; measured
(markers) and simulated (full line) current vs. V for V =0 :1 V and
V =0V, ￿50 V, ￿100 V.
Fig. 14. MV LDMOS with L =1 :7 ￿m and L =5 :8 ￿m; measured
(markers) and simulated (full line) current versus V ;V =1 0V; V =
2 V, and V =1 0V.
the drift region is reached , at which point the current
stays constant.
D. Circuit Simulation Performance: Switching-Power Circuit
In this section, the inﬂuence of self-heating on some circuit
blocks has been investigated and furtherinsights about thecom-
pact model are set out. Obviously, the MOOSE model also in-
cludes a full charge description [41], but to observe space re-
strictions, we will concentrate on the dc aspects of the circuit.
The circuit consists of a simpliﬁed horizontal line-driver cir-
cuit for plasma displays as shown in Fig. 15. To investigate the
self-heating behavior of the circuit, a load resistor was added
between the output and the positive supply (see dotted lines in
Fig. 15). The output voltage does not go all the way back to 0 V
when Y12 is switched on, but reduces to a value determined by
Y12 and the load resistor. The measured and simulated results
for the MV circuit when are shown in Fig. 16. Due
toself-heatingthetemperatureofY12increaseswithtimewhen
it is on. This reduces the current in Y12 and results in a slight
riseintheoutputvoltage.InFig.17,theoutputvoltageisplotted
in detail and one can clearly observe the positive slope. In the
same ﬁgure, the output voltage is simulated with and without
self-heating; it is clear that including self-heating correctly pre-
dicts the positive slope while the isothermal result shows a con-
stant value for . Fig. 18 shows the simulated temperature
Fig. 15. Circuit schematic for a switching power block.
Fig. 16. Simulated (full line) and measured (markers) output voltage of a
plasma display driver switching circuit with a resistive load (R = 73 ￿) to the
positive supply voltage (LV circuit).
Fig. 17. Detail of the measured (markers) and simulated (with (full line) and
without (dotted line) self-heating) positive slope from the switching circuit in
Fig. 15.
rise of Y12 during the transient simulation, and for a frequency
of 150 kHz and a duty cycle of 20%, a temperature rise of 10 K
is observed. Measuring the circuit at higher frequencies with aD’HALLEWEYN et al.: MOOSE: PHYSICALLY BASED COMPACT DC MODEL OF SOI LDMOSFETS 1409
Fig. 18. Simulated temperature rise of the output transistor Y12 in Fig. 15
when R=7 3￿ .
higher duty cycle can lead to very high temperatures with the
possibility of destroying the circuit.
VI. CONCLUSION
In this paper, the MOOSE SOI LDMOS dc model was set
out. Expressions for the current under the thin gate oxide and
under the ﬁeld oxide were carefully derived, keeping the model
approach as physical as possible. The assumptions made were
considered critically and veriﬁed where necessary.
First, an expression for the current under the thin-gate oxide
was developed, describing the current in terms of the surface
potentials, whilst taking into account the lateral doping gradient
and the overlap of the gate over the drift region. Next, an
expression for the current under the ﬁeld oxide was developed.
The impact on the current of the thickness of the depletion layer
at the buried oxide was studied rigorously, leading to a good
prediction of the unique high-side behavior.
The model simulations match the measured characteristics
well for a wide range of geometries, with self-heating effects
being accounted for. The accuracy of the MOOSE model has
been thoroughly evaluated and compared with measurements
from single devices, and the usefulness in practical situations
has been demonstrated by comparison with a complete circuit.
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